LTC2285CUP#PBF【PDF 24/24 页】IC ADC DUAL 14BIT 125MSPS 64QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录2005

20页 21页 22页 23页 [24页]

LTC2285

2285fb

PIN FUNCTIONS

SHDNA (Pin 59): Channel A Shutdown Mode Selection

Pin. Connecting SHDNA to GND and OEA to GND results

in normal operation with the outputs enabled. Connecting

SHDNA to GND and OEA to VDD results in normal operation

with the outputs at high impedance. Connecting SHDNA

to VDD and OEA to GND results in nap mode with the

outputs at high impedance. Connecting SHDNA to VDD

and OEA to VDD results in sleep mode with the outputs

at high impedance.

MODE (Pin 60): Output Format and Clock Duty Cycle

Stabilizer Selection Pin. Note that MODE controls both

channels. Connecting MODE to GND selects offset binary

output format and turns the clock duty cycle stabilizer

off. 1/3 VDD selects offset binary output format and turns

the clock duty cycle stabilizer on. 2/3 VDD selects 2’s

complement output format and turns the clock duty cycle

stabilizer on. VDD selects 2’s complement output format

and turns the clock duty cycle stabilizer off.

VCMA (Pin 61): Channel A 1.5V Output and Input Common

Mode Bias. Bypass to ground with 2.2μF ceramic chip

capacitor. Do not connect to VCMB.

SENSEA (Pin 62): Channel A Reference Programming Pin.

Connecting SENSEA to VCMA selects the internal reference

and a ±0.5V input range. VDD selects the internal reference

and a ±1V input range. An external reference greater than

0.5V and less than 1V applied to SENSEA selects an input

range of ±VSENSEA. ±1V is the largest valid input range.

GND (Exposed Pad) (Pin 65): ADC Power Ground. The

Exposed Pad on the bottom of the package needs to be

soldered to ground.

FUNCTIONAL BLOCK DIAGRAM

Figure 1. Functional Block Diagram (Only One Channel is Shown)

SHIFT REGISTER

AND CORRECTION

DIFF

REF

AMP

REF

BUF

2.2μF

1μF

0.1μF

INTERNAL CLOCK SIGNALS

REFH

REFL

CLOCK/DUTY

CYCLE

CONTROL

RANGE

SELECT

1.5V

REFERENCE

FIRST PIPELINED

ADC STAGE

FIFTH PIPELINED

ADC STAGE

SIXTH PIPELINED

ADC STAGE

FOURTH PIPELINED

ADC STAGE

SECOND PIPELINED

ADC STAGE

REFH

REFL

CLK

MODE

OGND

OVDD

2285 F01

INPUT

S/H

SENSE

VCM

AIN

–

AIN

2.2μF

THIRD PIPELINED

ADC STAGE

OUTPUT

DRIVERS

CONTROL

LOGIC

SHDN

OF*

D13

CLKOUT*

*OF AND CLKOUT ARE SHARED BETWEEN BOTH CHANNELS.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

相关代理商/技术参数

LTC2285CUP#TRPBF 功能描述:IC ADC DUAL 14BIT 125MSPS 64QFN RoHS:是类别:集成电路 (IC) >> 数据采集 - 模数转换器系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字工作温度:-40°C ~ 85°C 安装类型:表面贴装封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7）包装:管件输入数目和类型:2 个单端，单极

LTC2285CUP-PBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 125Msps Low Power 3V ADC

LTC2285CUP-TR 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 125Msps Low Power 3V ADC

LTC2285CUP-TRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 125Msps Low Power 3V ADC

LTC2285IUP 制造商:Linear Technology 功能描述:ADC Dual Pipelined 125Msps 14-bit Parallel 64-Pin QFN EP

LTC2285IUP#PBF 功能描述:IC ADC DUAL 14BIT 125MSPS 64QFN RoHS:是类别:集成电路 (IC) >> 数据采集 - 模数转换器系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字工作温度:-40°C ~ 125°C 安装类型:表面贴装封装/外壳:24-VFQFN 裸露焊盘供应商设备封装:24-VQFN 裸露焊盘（4x4）包装:Digi-Reel® 输入数目和类型:8 个单端，单极产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6

LTC2285IUP#TRPBF 功能描述:IC ADC DUAL 14BIT 125MSPS 64QFN RoHS:是类别:集成电路 (IC) >> 数据采集 - 模数转换器系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字工作温度:-40°C ~ 85°C 安装类型:表面贴装封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7）包装:管件输入数目和类型:2 个单端，单极

LTC2285IUP-3CGPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 135Msps Low Power 3.3V ADC

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式